R&D Engineer - EDA Timing Engine
Sunnyvale, California United States
Apply Now
Category: Engineering
Hire Type: Employee
Job ID 50057BR Salary Range $130,000 - $196,000 Date posted 05/02/2024
We’re looking for a R&D Software Engineer to join a world-class team on the leading edge of the Electronic Design Automation (EDA) industry—someone to design and develop software for the computer-aided design of the next generation of microchips worldwide. Does this sound like a good role for you?
You will be responsible for designing, developing, optimizing, and troubleshooting software programs used in the design and verification of integrated circuits. You will be joining a high-powered R&D team based in Sunnyvale, Portland, or Boston with exciting projects in the core timing engine of the product 98% of the chips in the world use to guarantee their correct operation. This role involves core computer science large scale C++ architecture design, multithreaded optimization and debug, distributed processing, and memory optimization on terabyte datasets as well as electrical engineering concepts from in VLSI design and circuit analysis.
If you enjoy the sound of challenging, inventive, and intellectually engaging work at the leading company in the EDA domain, we look forward to hearing from you!
Key Qualifications
Job requirements
Preferred Experience
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
The EDA Group is focused on solving the semiconductor design industry’s high-value problems, including the march to angstroms, multi-die system integration, rapid node migration, right-first-time silicon, and reliability. Our full EDA software stack, spanning system architecture, design capture, verification, implementation, signoff, silicon lifecycle management (SLM), TCAD, and silicon manufacturing, enables our customers to rapidly bring high-performance chip designs to market. Our EDA stack is further augmented with hyperconvergence, AI engines, and data analytics that enable our customers to target their toughest productivity bottlenecks at every stage of chip design.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
The base salary range across the U.S. for this role is between $133,000-$196,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.
#LI-JW4
Apply Now
You will be responsible for designing, developing, optimizing, and troubleshooting software programs used in the design and verification of integrated circuits. You will be joining a high-powered R&D team based in Sunnyvale, Portland, or Boston with exciting projects in the core timing engine of the product 98% of the chips in the world use to guarantee their correct operation. This role involves core computer science large scale C++ architecture design, multithreaded optimization and debug, distributed processing, and memory optimization on terabyte datasets as well as electrical engineering concepts from in VLSI design and circuit analysis.
If you enjoy the sound of challenging, inventive, and intellectually engaging work at the leading company in the EDA domain, we look forward to hearing from you!
Key Qualifications
- Minimum of MS in Electrical Engineering, Computer Engineering or Computer Science or Doctorate or equivalent industrial experience preferred.
Job requirements
- Aptitude for problem solving and creative thinking.
- Strong aptitude for probability and statistics.
- Proven ability to code complex software, preferably in C or C++.
- Proven ability to bring a significant project to a successful conclusion.
- Strong history of academic performance in relevant fields such as mathematics, digital systems, and electronics.
Preferred Experience
- Algorithms and data-structures.
- Software engineering principles.
- Digital logic design and its associated principles.
- EDA/CAD tools (e.g. timing, synthesis, layout, routing, SPICE, circuit simulation, gate-level simulation).
- Experience in machine-learning or cloud technologies would be a plus.
At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.
The EDA Group is focused on solving the semiconductor design industry’s high-value problems, including the march to angstroms, multi-die system integration, rapid node migration, right-first-time silicon, and reliability. Our full EDA software stack, spanning system architecture, design capture, verification, implementation, signoff, silicon lifecycle management (SLM), TCAD, and silicon manufacturing, enables our customers to rapidly bring high-performance chip designs to market. Our EDA stack is further augmented with hyperconvergence, AI engines, and data analytics that enable our customers to target their toughest productivity bottlenecks at every stage of chip design.
Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.
The base salary range across the U.S. for this role is between $133,000-$196,000. In addition, this role may be eligible for an annual bonus, equity, and other discretionary bonuses. Synopsys offers comprehensive health, wellness, and financial benefits as part of a competitive total rewards package. The actual compensation offered will be based on a number of job-related factors, including location, skills, experience, and education. Your recruiter can share more specific details on the total rewards package upon request.
#LI-JW4
Relevant Jobs
-
Senior Application Engineer
Lisbon, Portugal
Engineering
-
Analog/Mixed-Signal Layout Project Engineer
Belgium, Leuven, Belgium, Copenhagen, Denmark, Denmark, Finland, Oulu, Finland, Tampere, Finland, Tremblay-en-France, France, Grenoble, France, Hyères, France, Montbonnot-Saint-Martin, France, Montpellier, France, Paris, France, Rungis, France, Sophia Antipolis, France, Wissous, France, Aachen, Germany, Berlin, Germany, Erfurt, Germany, Germany, Munich, Germany, Paderborn, Germany, Stuttgart, Germany, Belfast, United Kingdom, Bristol, United Kingdom, Edinburgh, United Kingdom, Exeter, United Kingdom, Glasgow, United Kingdom, United Kingdom, Hatfield, United Kingdom, London, United Kingdom, Plymouth, United Kingdom, Theale, United Kingdom, Dublin, Ireland, Ireland, Italy, Eindhoven, Netherlands, Nederland, Netherlands, Lisbon, Portugal, Porto, Portugal, Campo Pequeno, Lisbon, Portugal, Portugal, Lund, Sweden, Solna, Sweden, Sweden
Engineering
-
Intern (Technical-Engineering)
Poland
Interns/Temp
Available Opportunities
Find the open role that’s right for you.
-
Senior Application Engineer
Lisbon, Portugal
Engineering
-
Analog/Mixed-Signal Layout Project Engineer
Belgium, Leuven, Belgium, Copenhagen, Denmark, Denmark, Finland, Oulu, Finland, Tampere, Finland, Tremblay-en-France, France, Grenoble, France, Hyères, France, Montbonnot-Saint-Martin, France, Montpellier, France, Paris, France, Rungis, France, Sophia Antipolis, France, Wissous, France, Aachen, Germany, Berlin, Germany, Erfurt, Germany, Germany, Munich, Germany, Paderborn, Germany, Stuttgart, Germany, Belfast, United Kingdom, Bristol, United Kingdom, Edinburgh, United Kingdom, Exeter, United Kingdom, Glasgow, United Kingdom, United Kingdom, Hatfield, United Kingdom, London, United Kingdom, Plymouth, United Kingdom, Theale, United Kingdom, Dublin, Ireland, Ireland, Italy, Eindhoven, Netherlands, Nederland, Netherlands, Lisbon, Portugal, Porto, Portugal, Campo Pequeno, Lisbon, Portugal, Portugal, Lund, Sweden, Solna, Sweden, Sweden
Engineering
-
Intern (Technical-Engineering)
Poland
Interns/Temp
-
SoC /ASIC / IP Applications Engineer
Austin, Texas
Engineering
View all job opportunities here
View all job opportunities here