Job Description:
Development of Calibre and Assura physical verification decks for cmos bulk, RF, bicmos and power mos technologies including DRC, LVS, LPE, supplemental and shape generation decks and scripts.
Development and validation of other PV tools and flows like parasitic extraction, IR drop and substrate noise analysis.
Development of the Process Design Kit (PDK) infrastructure for PV tools, flows and utilities which includes setups, configurations, integration of technology specific data
The development will include testing, validation, customer support and new tools/flows evaluation.
Skills sets required:
Required 8+ years of experience with development and support of Physical verification tools.
Experience with some of the following tools is required: Calibre, CalibreXRC, Assura, Assura RF, Virtuoso, Diva, Hercules, StarRCXT.
Experience with the following programming languages is a plus: perl, skill, shell, c/c++, tcl.
More information about NXP in India...