New Mexico Layout/Tapeout Engineer and E-Test Analyst

Albuquerque, New Mexico, United States Job ID JR0249898 Job Category Manufacturing and Process Development Work Mode On-site Required Experience Level Experienced

Apply

Job Description

The world is transforming - and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth. We work every single day to design and manufacture silicon products that empower people's digital lives. Do you love to solve technical challenges that no one has solved yet? Do you enjoy working with cross functional teams to deliver solutions for products that impact customers lives? If so, come join us to do something wonderful.

Your responsibilities will include, but not limited to:

Create, Own, Maintain and Modify Parametric E-test Layouts and Scribeline Structures for metal interconnect layouts.
Create and Maintain Parametric E-test programs and Validate the Etest programs and Etest Layouts on new products.
Understand layout design rules and negotiate between designers and Fab TD team.
Work with customers and the Fab Technology Development (TD) team on physical design of scribeline structures. (E-test/device, reliability, process monitoring content, design rule validation, etc.)
Cooperate with the Process Integration (PI) teams in F11X and Virtual Factory (VF) to deliver layouts and E-test programs on time for new products.
Maintain the layout databases and E-test databases for many products and support F11X and VF engineering teams (manufacturing and parametric testing)

Working onsite in New Mexico required.

Qualifications

You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Candidate must have a BS degree with 8+ years of industry experience or MS degree with 5+ years of industry experience or PhD degree with 3+ years of industry experience in Electrical Engineering, Software Engineering or related field.

Experience in the following:

Linux Operating System (Excellent Knowledge of shell scripting)
Excellent knowledge of C++ programming
Mentor Graphics Software (Calibredrv, Calibrewb, DRC (SVRF), TCL)
Basic knowledge of VLSI manufacturing.
JMP (data analysis software)
Windows Operating System (EXCEL, KLAYOUT)

Inside this Business Group

As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in the Technology Development and Manufacturing Group are part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Working Model

This role will require an on-site presence.

Apply

Maggie Offensive Security Researcher

“I’ve always wanted to do something that changes the world — at Intel, I feel appreciated, and I’ve gained more confidence in myself. It makes me feel like I’m capable of doing great things.”

State Business Manager Bengaluru, India View job
Product Development Engineer - Testchip Post-Si execution Folsom, California View job
IFS, Design For Test (DFT) Engineer Hillsboro, Oregon View job